CAS latency

Results: 80



#Item
11Computing / Electronics / DDR3 SDRAM / Synchronous dynamic random-access memory / Dynamic random-access memory / DIMM / CAS latency / Memory module / DDR SDRAM / Computer memory / SDRAM / Computer hardware

Memory Module Specifications KVR16N11/8 8GB 2Rx8 1G x 64-Bit PC3CL11 240-Pin DIMM

Add to Reading List

Source URL: www.kingston.com

Language: English - Date: 2015-03-27 17:12:30
12Computing / Serial presence detect / Synchronous dynamic random-access memory / DIMM / EEPROM / Dynamic random-access memory / CAS latency / EPROM / I²C / Computer memory / Computer hardware / Digital media

PC SDRAM Serial Presence Detect (SPD) Specification PC SDRAM Serial Presence Detect (SPD) Specification REVISION 1.2A

Add to Reading List

Source URL: web.archive.org

Language: English
13Electronic engineering / Synchronous dynamic random-access memory / Dynamic random-access memory / CAS latency / IC power supply pin / Flip-flop / Computer memory / Computer hardware / Electronics

Microsoft Word - EM48AM1684VTD_MC0_rev.03_20090611.doc

Add to Reading List

Source URL: www.eorex.com

Language: English - Date: 2009-07-14 05:57:27
14Digital media / Dynamic random-access memory / CPU cache / Memory controller / CAS latency / Memory bandwidth / Alpha 21164 / DIMM / The Berkeley IRAM Project / Computer memory / Computer hardware / Computing

1 A Case for Intelligent RAM: IRAM (To appear in IEEE Micro, AprilA Case for Intelligent RAM: IRAM David Patterson, Thomas Anderson, Neal Cardwell, Richard Fromm,

Add to Reading List

Source URL: iram.cs.berkeley.edu

Language: English - Date: 1997-02-12 03:05:01
15Dynamic random-access memory / Alpha 21164 / CAS latency / Acer Laboratories Incorporated / DEC Alpha / Computer memory / Computer hardware / Computing

An Introduction to Intelligent RAM (IRAM) David Patterson, Krste Asanovic, Aaron Brown, Ben Gribstad, Richard Fromm, Jason Golbus, Kimberly Keeton, Christoforos Kozyrakis, Stelianos Perissakis, Randi Thomas,

Add to Reading List

Source URL: iram.cs.berkeley.edu

Language: English - Date: 1998-01-08 01:18:53
16Dynamic random-access memory / CPU cache / Random-access memory / Write buffer / Memory controller / CAS latency / Memory hierarchy / DDR3 SDRAM / RLDRAM / Computer memory / Computer hardware / Computing

Staged Reads : Mitigating the Impact of DRAM Writes on DRAM Reads ∗ Niladrish Chatterjee University of Utah Naveen Muralimanohar

Add to Reading List

Source URL: www.cs.utah.edu

Language: English - Date: 2012-01-10 00:00:20
17Digital media / DDR3 SDRAM / DIMM / Synchronous dynamic random-access memory / Dynamic random-access memory / DDR SDRAM / CAS latency / DDR2 SDRAM / Prefetch buffer / Computer memory / Computer hardware / Computing

Leveraging Heterogeneity in DRAM Main Memories to Accelerate Critical Word Access ∗ Niladrish Chatterjee‡ ‡ University Manjunath Shevgoor‡ Rajeev Balasubramonian‡

Add to Reading List

Source URL: www.cs.utah.edu

Language: English - Date: 2012-11-05 13:54:51
18CPU cache / Dynamic random-access memory / Memory bandwidth / DDR3 SDRAM / UltraSPARC III / Data structure alignment / CAS latency / POWER1 / Random-access memory / Computer memory / Computer hardware / Computing

MemZip: Exploring Unconventional Benefits from Memory Compression ∗ Ali Shafiee Meysam Taassori Rajeev Balasubramonian University of Utah

Add to Reading List

Source URL: www.cs.utah.edu

Language: English - Date: 2014-01-10 15:50:12
19Dynamic random-access memory / Scheduling / CAS latency / Memory controller / Latency / SDRAM latency / GDDR5 / CPU cache / Random-access memory / Computer memory / Computer hardware / Computing

Managing DRAM Latency Divergence in Irregular GPGPU Applications Niladrish Chatterjee∗†§ , Mike O’Connor†k§ , Gabriel H. Loh‡, Nuwan Jayasena‡ and Rajeev Balasubramonian∗ ∗ University of Utah † NVIDI

Add to Reading List

Source URL: www.cs.utah.edu

Language: English - Date: 2014-08-15 10:13:33
20Digital media / Dynamic random-access memory / RDRAM / Synchronous dynamic random-access memory / Random-access memory / Memory controller / CAS latency / Double data rate / DDR SDRAM / Computer memory / Computer hardware / Computing

The Gap between Processor and Memory Speeds Carlos Carvalho Departamento de Informática, Universidade do Minho[removed]Braga, Portugal [removed]

Add to Reading List

Source URL: gec.di.uminho.pt

Language: English - Date: 2002-01-26 07:51:02
UPDATE